


Prior Art: Memory Bus**Figure 1**

Memory Bus Peripheral (FPGA) Operation

Chip Select (buses) 216




Figure 2

Operational Flowchart





Figure 3

Example Memory Module Trigger Address Locations



Memory Bus: Address, Control and Data signals

Figure 4

General Schematic of Data Value
Sequence Detector




Figure 6